Abstract-Capacitive Micromachined Ultrasonic Transducers (CMUTs) fabricated using Silicon-On-Insulator (SOI) wafers often have large thickness variation of the flexible plate, which causes variation in both pull-in voltage and resonant frequency across the CMUT array. This work presents a bond and boron etch-stop scheme for fabricating the flexible plate of a CMUT. The proposed fabrication method enables precise control of the plate thickness variation and is a low cost alternative to the SOI-based process. N-type silicon wafers are doped with boron to a surface concentration of > 10 20 cm −3 using solid planar diffusion predeposition at 1125
I. INTRODUCTION
The operation of Capacitive Micromachined Ultrasonic Transducers (CMUTs) for medical imaging essentially relies on the two-way energy transduction between the mechanical and electrical domains. During a pulse-echo sequence, this sets the need for a mechanical part that is able to exert a force on a medium and moreover convert the echoed pressure waves to a signal on the terminals. The mechanical component of a CMUT cell is a flexible plate in the 0.1-20 µm thickness range [1] , [2] , [3] , [4] , [5] .
CMUTs fabricated using the direct silicon fusion bonding technique [3] is prone to large thickness variations of the flexible plate, due to the chemical-mechanical polishing process used to define the device layer of certain Silicon-On-Insulator (SOI) wafers. For CMUT devices fabricated using the fusion bonding method, the flexible plate is typically made by etching away the handle and buried oxide layers of an SOI wafer (bonded to a substrate). Thus, any variance in the device layer will result in performance differences from one array and element to another and even on an intra-element level. Therefore, being able to predict and control the thickness variation of the plate is of great importance to fabricate devices with a predictable, uniform performance.
The influence of the plate thickness is directly seen in relation to the resonant frequency and pull-in voltage of a CMUT. In the case of an isotropic circular plate, the resonant frequency is directly proportional to the plate thickness, h, and the pull-in voltage depends on the plate thickness as √ h 3 [6] , [7] . For an SOI wafer device layer thickness specified to 2 ± 0.5 µm (± 25%) this, theoretically, translates to a relative deviation of up to 25% in resonant frequency and 40% in pullin voltage. For CMUT plates in the few-micrometer thickness range this means that the relative thickness variation becomes considerably large.
Several SOI wafer types are commercially available, including the Separation by IMplantation of Oxygen (SIMOX), the SmartCUT TM and the bond and etch-back SOI wafer types. However, all of the aforementioned types limit the CMUT design space in some aspect, e.g. the impractically high implantation energies associated with thick device layers for the SIMOX type. This work presents an alternative method for fabricating the flexible silicon plate of a CMUT. The objective is to demonstrate the fabrication of CMUTs with excellent silicon plate thickness uniformity using a low-cost, bond and boron etch-stop technique.
II. METHODS
The proposed CMUT fabrication method is illustrated as a simplified three-step procedure in Fig. 1 . First, a p ++ layer is made in a silicon wafer by means of diffusion. Next, the wafer is bonded to a substrate wafer containing cell cavities. Finally, the bonded wafer pair is submersed in a potassium hydroxide (KOH) solution to selectively remove the handle layer, leaving a highly conductive plate.
A. The Boron Etch-Stop Layer
It has been shown that a highly doped p-type region in silicon serves as an etch-stop layer to some alkaline solutions [8] . A boron doped layer in silicon can be made using ion implantation, however, its applicability for deep implantations (> 2 µm) is limited due to the very high energies required. In this work, the p-type etch-stop layer is created in doubleside polished, 100 mm n-type silicon wafers by means of solid source doping with boron. Silicon wafers and boron source wafers are alternately placed in a silicon carbide carrier. This arrangement ensures doping on both sides of the silicon substrate, allowing a symmetrical stress through the wafer, keeping the wafer bow at an acceptable level for the fusion bonding step. The carrier is placed in a furnace and heated to 1125
• C, at which the source wafers evolve boron trioxide (B 2 O 3 ) at a well-controlled rate. As this compound reaches the silicon surface, a borosilicate glass (BSG) layer is created. The boron oxide compound diffuses through the BSG layer and reacts with silicon at the Si/BSG-interface to create atomic boron [9] :
After the diffusion process, the BSG layer is removed with buffered hydroflouric acid. Fig. 2 shows the diffusion depths at various processing times at a constant temperature of 1125
• C and assuming a constant gas-source concentration. The data are extracted from a series of boron doping profiles using the process simulator ATHENA (Silvaco, Inc., USA). A spline interpolation is applied to each simulation to find the depth at which the simulated concentration reaches 1 × 10 19 cm −3 , 5 × 10 19 cm −3 and 1 × 10 20 cm −3 , respectively. Notice the √ t scale on the first axis and that the correlation between depth and time up to around t = 40 min differs from the linear dependency expected from the diffusion-controlled nature of the physics governing the simulations. This is caused by an offset in dopant concentration due to temperature ramping before the actual diffusion step begins. The contribution is accounted for by adding a term, t 0 , to the total diffusion time. Fits of k(t + t 0 ) are included in the graph as dashed lines. Knowing the dopant concentration at which the etch-stop is consistently effective, the fitted relation in the figure can be used to predict the diffusion time required to achieve a certain diffusion depth, i.e. predict the resulting plate thickness.
From the work of Seidel et al. [8] , a boron concentration of > 2 − 3 × 10 19 atoms/cm 3 is needed to achieve an effective etch-stop layer.
B. Potassium Hydroxide Wet Etching
KOH is used as an etchant due to its high selectivity to highly doped p-type regions and was chosen over other etchants, because of its relative safety and availability. After fusion bonding, the doped top wafer is thinned down in three steps (of which the first two are performed to lower the processing time): A reactive ion etch effectively removes the highly doped layer resulting from the double-side doping. Then, a rough thin-down is carried out using a 28 wt% KOH solution heated to 80
• C. Finally, the selective etch is achieved with a 20 wt% KOH solution heated to 80
• C and saturated with isopropyl alcohol (IPA) to increase the selectivity even further. The underlying theory behind the etching mechanism is treated in more detail in [8] .
As the etching solution reacts with the silicon, hydrogen is evolving from the surface. Thus, visual inspection of when the hydrogen evolution stops reveals when the p ++ layer has been reached.
Adding IPA to the solution has been reported in [10] to increase the p/p ++ selectivity to the excess of 1:100 (at etching conditions comparable to those in this work). When etching with an IPA-saturated KOH solution it was observed that pyramidal hillocks occurred on the etched surface. This has also been observed by Peeters [11] and explained with the fact that a lowering in the etch rate between <110> and <100> planes is a natural consequence of the etching mechanism. This will allow small residues to initiate a pyramidal growth, which becomes larger as the etch progresses. In this context, the cleanliness of the deionised water used in the KOH solution has a significant effect. For this reason, the best results in terms of minimal pyramidal hillock formation was observed when the solution only was used for the processing of a single wafer. 
III. RESULTS AND DISCUSSION

A. Doping Characterization
The resulting boron doping depth profiles and electrical properties are measured to assess the feasibility of the proposed method. Secondary Ion Mass Spectrometry (SIMS) is used to detect the surface composition of the doped silicon substrates. Fig. 3 shows the measured as well as simulated doping profiles at 1125
• C for three different predeposition times, namely 30, 60, and 90 min. The simulations show good agreement with the experimental observations, particularly on the steep part of the tail.
Furthermore, the sheet resistance of the boron-doped layer was measured at five different locations across a wafer with an average of approx. 3.5 Ω/2, making it suitable to use as a top electrode of a CMUT.
B. Fusion Bonding Considerations
The diffusion process might introduce surface defects as well as surface stresses. Thus, to ensure a successful direct wafer fusion bonding it is necessary to assess the surface roughness and wafer bow.
A difference in covalent radii between silicon and boron atoms will result in a mismatch strain, which inevitably will cause the wafer to bow. To address this problem, the substrate wafers are doped on both surfaces to obtain a measured wafer bow of < 25 µm, which, from experience, is acceptable in order to achieve a successful fusion bonding.
The surface roughness after diffusion and BSG film removal was measured with Atomic Force Microscopy (AFM) to R a = 0.16 nm. It is worth noticing that the flow of oxygen during diffusion greatly influences the surface properties; a high oxygen flow rate will lower the surface roughness, but at the expense of reduced doping uniformity.
C. Plate Thickness
The plate thickness across a wafer was measured to 2.00 µm ±2.5% from Scanning Electron Microscope (SEM) 
IV. CMUT CHIP CHARACTERIZATION
Wafers with twelve 192-element, 1-D linear CMUT arrays were fabricated using the proposed boron etch-stop method in combination with two LOCOS processes [1] . Fig. 5 shows a photo of such a wafer. The CMUT element width is 196 µm and the elevation height is 6 mm, each containing 450 closely packed CMUT cells of radius 23.5 µm and a fill-factor of 67%. Each cell bump is 2/3 of the cell plate radius. A CMUT plate thickness of 2 µm was desired to give a center frequency of 5 MHz in immersion and a pull-in voltage of 240 V. A CMUT array is mounted on a printed circuit board and coated with a flat 1 mm PDMS layer for electrical insulation (no lens effect), as previously described in [4] . This array is used for the acoustic characterization. 
A. Array Uniformity
A 4294A Precision Impedance Analyzer was used to measure the array uniformity on a bare CMUT array (no coating) in terms of the variation in resonant frequency in air for fifteen elements across the array. The result is 12 MHz ± 2.5% for the resonant frequency. This shows good agreement with the measured thickness, as it is within the plate thickness variation of ± 3%.
B. Acoustic Performance
Hydrophone measurements were performed in a small water tank setup, using an Optel 10 MHz hydrophone (Optel Ultrasonic Technology, Poland). The CMUT is placed at a distance of 1 cm from the hydrophone surface. A bipolar square pulser from Hitachi (HDL6V5582) was used to send a two-period, 5 MHz excitation pulse for single-element emission. The resulting hydrophone response together with the fast fourier transform is plotted in Fig. 6 . The high mechanical impedance of the CMUT results in almost no ringing. Notice the second harmonic suppression of approx. −50 dB caused by the excitation pulse-shape, as explained in [5] .
V. CONCLUSION
An alternative method for fabricating the flexible plate of a CMUT is proposed. Process simulations are used to predict the boron doping profiles and subsequently supported by SIMS measurements. N-type silicon wafers are doped with boron to a surface concentration of > 10 20 cm −3 and bonded to a substrate containing CMUT cell cavities. The handle part of the doped wafer is removed in a selective etch consisting of KOH saturated with IPA. The AFM-measured surface roughness of the doped silicon surface is R a = 0.16 nm, and the bow of the doped wafer before the fusion bonding step is < 25 µm across the wafer. SEM images of cross-sections near the bonding interface show a silicon plate mean thickness of 2.00 µm ± 2.5%. Wafers containing CMUT devices are fabricated and acoustical characterization of the fabricated devices confirms the validity of the method. The resonant frequency in air is measured to 12 MHz ± 2.5%, showing excellent agreement with the variation of the plate thickness.
The proposed method enables precise control of the plate thickness variation and is a low-cost alternative to other methods prone to a large plate thickness variation. Furthermore, with a high degree of cleanliness this wet etch procedure allows for batch processing, making it a suitable method for large-scale production of highly doped flexible plates used as CMUT plate electrodes.
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